We propose a low-power non-precharge-type two-port SRAM for video processing that exploits statistical similarity in images. To minimize the charge/discharge power on a read bitline, the proposed memory cell (MC) has ten transistors (10T), comprised of the conventional 6T MC, a readout inverter and a transmission gate for a read port. In addition, to incorporate three wordlines, we propose a shared wordline structure, with which the vertical cell size of the 10T MC is fitted to the same size as the conventional 8T MC. Since the readout inverter fully charges/discharges a read bitline, there is no precharge circuit on the read bitline. Thus, power is not consumed by precharging, but is consumed only when a readout datum is changed. This feature is suitable to video processing since image data have spatial correlation and similar data are read out in consecutive cycles. As well as the power reduction, the prechargeless structure shortens a cycle time by 38% compared with the conventional SRAM, because it does not require a precharge period. This, in turn, demonstrates that the proposed SRAM operates at a lower voltage, which achieves further power reduction. Compared to the conventional 8T SRAM, the proposed SRAM reduces a charge/discharge possibility to 19% (81% saving) on the bitlines. As the measurement result, we confirmed that the proposed 64-kb video memory in a 90-nm process achieves an 85% power saving on the read bitline, when considered as an H.264 reconstructed image memory. The area overhead is 14.4%.
Introduction
As the ITRS Roadmap predicts, a memory area is becoming larger, and will occupy 90% of an SoC's area by 2013 [1] . Even on a real-time video SoC, this trend is going on. An H.264 encoder for a high-definition television requires, at least, a 500-kb memory as a search-window buffer, which consumes 40% of its total power [2] . As process technology is scaled down, a large-capacity SRAM will be adopted as a frame buffer and/or a restructured-image memory on a video chip, and might potentially dissipate a larger portion of power. To save the power in the real-time video application, we report a low-power two-port SRAM in this paper.
A two-port SRAM is suitable for real-time video processing since it can make one read and one write simultaneously in a clock cycle [2] - [5] . In the conventional eight-transistor (8T) two-port memory cell (MC) depicted in † † The author is with Renesas Technology Corporation, Itamishi, 664-0005 Japan.
a) E-mail: h-nog@cs28.cs.kobe-u.ac.jp DOI: 10.1093/ietele/e91-c.4.543 , two nMOS transistors (N5 and N6) for a read wordline (RWL) and a local read bitline (LRBL) are added to a single-port 6T MC, which frees a static noise margin (SNM) in a read operation [6] . Meanwhile, a precharge circuit must be implemented on the LRBL so that the two nMOS transistors can sink a bitline charge to the ground. In addition to the precharge circuit, we have to prepare a bitline keeper on the LRBL in the conventional two-port SRAM. Many MCs connecting to the LRBL draw bitline leakage even if they are not selected as a readout bit. Even when a selected MC does not discharge the LRBL ("1" readout), the LRBL voltage would be decreased by the bitline leakage in such the case if there was no bitline keeper. The bitline keeper compensates this bitline leakage and maintains the voltage level on the LRBL during a "1" readout [7] . Otherwise, we cannot distinguish a readout current from the bitline leakage, which turns out to a readout malfunction.
As process technology advances, a supply voltage and a threshold voltage of transistors decrease. Since the low threshold voltage increases the bitline leakage, we have to upsize the bitline keeper, and then pay area overhead. The large bitline keeper imparts a negative influence on the readout time as well. To make the matters worse, the delay overhead becomes larger as the supply voltage decreases. Figure 2 depicts simplified operation waveforms in read cycles in the conventional 8T precharge-type SRAM. A precharge scheme is adopted and an LRBL must be Copyright c 2008 The Institute of Electronics, Information and Communication Engineers precharged to a supply voltage by the start time of a clock cycle. Therefore, a charge/discharge power is consumed on the LRBL when "0" is read out. In contrast, no power is consumed when "1" is read out because the LRBL keeps the supply-voltage level and we do not have to precharge the LRBL.
In our prior study, which examined saving the charge/discharge power on a read bitline, a majority logic circuit and data-bit reordering were accommodated to write as many "1"s as possible [10] (hereafter, we call the prior SRAM "MJ SRAM" in this paper). The MC structure in the MJ SRAM is same as the conventional 8T SRAM although the read and write circuits differ. Input data comprising eight pixels are reordered into digit groups (from the most-significant-bit group to the least-significant-bit group), and then a flag bit is appended to each group. If the number of "0"s in a group is more than that of "1"s, the "0" data are inverted to "1"s by the majority logic circuit. Thereby, we can maximize the number of "1"s in the input data. The inversion information ("1" means inversion) is stored in the additional flag bit. In a read cycle, the group data are inverted if a flag bit is true, and then they are put back in the original order so that we can read out the original data. This mechanism reduces the power of the read bitline because we can statistically increase the possibility that "1" is read where no power is dissipated.
For further power reduction, we propose a novel nonprecharge-type SRAM in this paper [11] . The proposed SRAM reduces the bitline power in both cases in which consecutive "0"s are read out and consecutive "1"s are read out, since no precharge circuit exists on bitlines. The charge/discharge power is consumed only when a readout datum is changed. On the contrary, in a conventional SRAM, a consecutive-"0" readout requires a large bitline power. In addition to the power reduction with the consecutive readout, the proposed SRAM operates in a shorter cycle time since a precharge period is not required. Besides, we can get rid of the bitline keeper, which improves operation in a low-voltage region. In comparison to the MJ SRAM, our proposed SRAM eliminates the flag bit that causes a power overhead.
The remainder of this paper is organized as follows. Section 2 introduces the proposed 10T non-precharge SRAM. In Sect. 3, we compare the conventional MC layout and the proposed MC layout that has a novel shared wordline structure. Section 4 explains the reduction of the number of charge/discharge times in simulation. Section 5 presents a description of the proposed SRAM's design, particularly how to design a hierarchical bitline structure. In Sect. 6, we verify a 64-kb SRAM test chip in a 90-nm process technology. Section 7 summarizes the main findings of this study. Figure 3 shows a schematic of the proposed 10T nonprecharge two-port MC. Two pMOS transistors are added to the conventional 8T two-port MC, which results in the combination of the conventional 6T single-port MC, an inverter, and a transmission gate. The additional signal (RWL N) is an RWL inversion signal; it controls the appended pMOS transistor at the transmission gate. The additional pMOS transistor (P4) increases an LRBL capacitance, compared to the conventional 8T two-port SRAM. While the RWL and RWL N are asserted and the transmission gate is on, a stored node is connected to an LRBL through the inverter. It is not necessary to prepare a precharge circuit since the inverter can independently charge/discharge the LRBL. There is no precharge circuit on either differential write bitline (WBL and WBL N) because they are dedicated for a write port. Figure 4 illustrates operation waveforms in the proposed 10T non-precharge SRAM. A non-precharge scheme is used. Therefore the charge/discharge power on the LRBL is consumed only when the LRBL is changed. Consequently, no power is dissipated on the LRBL if an upcoming datum is same as the previous state.
The Proposed 10T Memory Cell

Circuit
The proposed SRAM theoretically reduces the power Fig. 3 A schematic of the proposed 10T non-precharge-type two-port memory cell. on the LRBL to half that of a conventional 8T SRAM in a read operation if the readout data are random and the bitline capacitance is equal. The transient probability in a sequence of random data is 50% in the proposed nonprecharge SRAM; in the conventional SRAM, the number of charge/discharge times becomes one as an expected value. In the conventional SRAM, a charge and discharge pair takes place when "0" is readout. The LRBL power is thereby reduced to about 50% in the read operation used for our proposed SRAM. Figure 5 illustrates the layout patterns of conventional and proposed MCs in a 90-nm process technology. As well, the transistor sizes are shown in this same figure. Figure 5 (a) portrays the conventional MC layout. The schematic is shown in Fig. 1 . The cell area is 3.15 × 0.76 μm 2 , which is the smallest size of the three. Because this memory cell frees an SNM, the driver transistors' (N1, N2) width can be minimized; then the load transistors' (P1, P2) length can be enlarged in order to extend write margin. Therefore, the operation margin is sufficient at the nominal supply voltage of 1.0 V. Figure 5 (b) shows the proposed 10T MC layout. The schematic is shown in Fig. 3 . The cell area is 3.70 × 0.935 μm 2 . The height of this MC (0.935 μm) is higher than the conventional one (0.76 μm) because the proposed MC requires three wordlines: WWL, RWL, and RWL N. The minimum metal pitch to align these three wordlines is larger than a transistor pitch. Therefore the height of this proposed MC is restricted by the metal lines. The coupling noise between the wordlines would be larger than that in the conventional one, because the metal pitch has to be minimized for a small MC area.
Shared Wordline Structure
We propose a shared WL structure to shrink the area of the proposed MC. MCs in Row 0 and Row 1 become active. The data stored in Row 0 are read out to the LRBL0 group (LRBL0 0, . . . , LRBL0 n-1), and the data stored in Row 1 are read out to the LRBL1 group (LRBL1 0, . . . , LRBL1 n-1). Thus, the additional drivers are prepared to choose which data are read out to the global read bitlines (GRBLs); the GRBL driver selects either LRBL0 group or the LRBL1 group using the selector signal.
Figure 5(c) shows the layout of an MC pair with the shared WL structure. The cell area is 3.955 × 0.76 μm 2 . By introducing the shared WL structure, the proposed 10T MC can be designed in the same height as the conventional MC, because the RWL and the RWL N are shared by each MC pair. Hence, the numbers of RWLs and RWL Ns are reduced to a half that of the WWLs, which reduces the MC area overhead of the proposed 10T SRAM. Although, as shown in Fig. 5(b) , the MC height is restricted by the metal wordlines, the MC height with the shared wordline structure is restricted by the transistor pitch as depicted in Fig. 5(c) . Therefore, the metal pitch of the wordlines in Fig. 5(c) is relaxed. The coupling noise between the wordlines can be reduced [12] .
In the proposed MC, all transistors are aliened on two lines, so this MC layout improves lithographic quality and is better for manufacturability than the MC without the shared wordline structure. In addition, there is no bent polysilicon pattern in the proposed MC, which can potentially reduce variations in transistors' finished dimensions. In the MC pair, since each bitline is shielded by a VDD line or GND line, it is tolerant of a coupling noise [12] .
Reducing the Number of Charge/Discharge Times
Application to Video Images
In the proposed SRAM, the charge/discharge power consumed on the LRBLs is proportional to the number of times that a datum flips (i.e., the number of transitions: "0" to "1" and "1" to "0") along the time axis. Therefore, we can exploit the proposed SRAM for video processing as well as the MJ SRAM, because adjacent pixels have strong correlation one another in a video image.
In the H.264 codec, the YUV format is adopted as a pixel datum. An example is in Fig. 7 . One pixel is comprised of an 8-bit luna (Y signal) and 4-bit chroma (U and V signals). In this paper, only luna data are considered. The most significant bits (MSBs) in consecutive data tend to be lopsided to either "0" or "1" with high probability, while in the least significant bits (LSBs), the values of the bits are random. In other words, the correlation becomes stronger in a more significant bit, which is well exploited in the MJ SRAM.
As described in Sect. 2, the power reduction on the LRBLs is theoretically expected due to the non-precharge scheme, even if input data are random. Besides, further power reduction is promising since image data are lopsided to "0"s or "1"s with higher probability in a more significant digit. We exploit these characteristics in the proposed SRAM to reduce the LRBL power as well as the MJ SRAM.
Optimization of Block Size
In this section, we discuss the optimum data mapping that utilizes the spatial correlation in an image. In a video image, the correlations among local pixels are supposed to be different in the vertical and lateral directions. It is important to determine the block size mapped onto an LRBL since a scan path affects the effective use of the spatial correlation and power. Assuming an H.264 encoder, we made a simulation under the condition shown in Table 1 to fix the block size. In the simulation, statistic analyses were carried out with the original images and reconstructed images, extracted from ten high-definition test sequences showed in Fig. 8 : "Bronze with Credit," "Building along the Canal," "Church," "Intersections," "Japanese Room," "European Market," "Yachting," "Street Car," "Whale Show," and "Yacht Harbor." The original image is encoded; then its reconstructed image is generated in a local decoding loop and is used for motion estimation and motion compensation. The encoding process is depicted in Fig. 9 . Figure 7 illustrates an example of the block size and its scan path. We set the number of pixels in a block to 256, because the search range is ±128 × ±128 in the H.264 encoder and a burst access over 256 pixels is possible if a full-search algorithm is considered. Hence, in the simulation, a pixel block (W × H pixels) has 256 pixels. The scan path from the first pixel to the W-th pixel is mapped onto eight LRBLs. Figure 10 compares the transition possibilities (the normalized numbers of charge/discharge times) on an LRBL between the conventional 8T SRAM, MJ SRAM, and proposed 10T SRAM when the block size is changed. The values are average ones in the ten sequences. In the both cases of the original image and reconstructed image, the block size of 256 × 1 pixels is optimum in terms of power reduction. The graph indicates that the proposed 10T SRAM saves 73% of a dynamic power on an LRBL compared to the conventional 8T SRAM when the original image is read out.
The maximum power saving is achieved when a reconstructed image that has a stronger correlation than the original image is considered. The saving factor is extended to 81% compared to the conventional 8T SRAM, which indicates that the statistical characteristic of the reconstructed image is well exploited. It can be said that the proposed non-precharge SRAM is suitable for real-time video codec such as MPEG2, MPEG4, and H.264 that require a largecapacity reconstructed-image memory. 
Design in 90-nm Process Technology
Delay Model of Read-Bitline RC Trees
In our proposed 10T SRAM, due to the additional pMOS transistor, MCs can fully charge/discharge each LRBL. However, the sizes of MC transistors are too small to charge/discharge each long RBL quickly. Therefore, in our design, we adjust the length of the RBLs which are charged/discharged by MCs in the hierarchical read-bitline structure (double-bitline structure: the LRBLs and GRBLs). The hierarchical read-bitline structure is effective to avoid a speed overhead of a single-bitline scheme, which is applicable to the 10T SRAM [6] . In our proposed shared WL structure, when an address is asserted, the numbers of the active MCs are different in write and read operations. This is because, only in the read operation, the wordlines are shared. The hierarchical read-bitline structure also solves this addressing problem.
We model the BL structure to minimize a propagation delay from the LRBLs to the GRBLs. Elmore delays are obtainable node-by-node on the bitline: all resistances and all capacitances from the input node to the output node. Figure 11 shows a π-type RC model of the SRAM read port when the total number of bits on each GRBL is set to 512 and each GRBL is divided into LRBLs by a factor N (N is a natural number) [8] . The respective widths of the LRBL and GRBL using the metal-1 and metal-2 lines are set to 0.14 μm.
In Fig. 11 , M, C L , C G , R L , R G , R MC , and R D respectively represent the number of bits on each LRBL, the ca- pacitance of the LRBL per bit, the capacitance of the GRBL per 512/N bits, the resistance of the LRBL per bit, the resistance of the GRBL per 512/N bits, the output resistance of the each MC to the LRBL, and the output resistance of each GRBL driver. Table 2 summarizes the values of M, C L , C G , R L , R G , R MC , and R D , obtained by the ASPLA 90-nm process parameters. The parameter of C L presents a sum of a wiring capacitance and a drain capacity in an MC. Note that a drain capacitance depends on a MC topology. When considered the conventional 8T MC in Fig. 1 , the drain capacitance corresponds to the drain capacity of N6 only. In the same way, when considered the proposed 10T MC in Fig. 3 , the drain capacitance is the sum of N6 and P4, so the C L in the proposed MC is larger than that in the conventional 8T MC. The parameter of C G presents a sum of the wiring capacitance of the GRBLs and the drain capacitance of the GRBL driver. In this model, the drain capacity of the GRBL driver circuits equals 2 fF. The R MC and R D are respectively obtained by analyzing the transistors characteristic that connected to the LRBL and GRBL.
When the total number of bits on each GRBL and each LRBL are set to 512 and M, respectively, and each GRBL is divided into LRBLs by a factor, N, the Elmore delay τ Elmore (M, N) is expressed as follows [9] : τ Elmore (M, N)
The values in Table 2 are substituted for Eq. (1) and τ Elmore (M, N) is obtained by numeric calculation. Figure 12 shows τ Elmore (M, N) . When the total number of bits on each GRBL is set to 512, the optimum N is 8 in both the conventional and the proposed SRAMs. Figure 13 shows a block diagram of the proposed SRAM. A hierarchical read-bitline structure, already discussed in the previous subsection, is applied. A GRBL driver drives a GRBL with a block selector signal from the X decoders. Figure 14 shows a chip micrograph of the proposed non-precharge 64-kb SRAM in a 90-nm process technology. The MC area, which comprises 10 transistors, is 3.96 × 0.76 μm 2 . An MC block is 64 words by 64 bits, into which two 256-pixel blocks can be put. Figure 15 shows operation waveforms of the proposed non-precharge SRAM when "0" and "1" are read out. After a block selector signal is asserted, a GRBL is discharged/charged as Dataout. The access times at the "0" and "1" readouts are 0.93 ns and 1.16 ns, respectively. The "0" readout is faster than the "1" readout because nMOS transistors in the GRBL driver and the read circuit are stronger than the pMOS ones. Figures 15(a) and 15(b) demonstrate that the proposed SRAM shortens the cycle time to 1.16 ns, because of the precharge-less structure. This access time corresponds to an 862-MHz (= 1/1.16 ns) operation since the proposed SRAM does not require a precharge period.
Chip Overview
An area comparison of a conventional SRAM, an MJ SRAM, and the proposed SRAM is shown in Fig. 16 . In  Fig. 16 , the SRAM areas include three parts: the MCs part, the read and write circuits part, and the others part. The MCs part represents all of the MC array area, and the additional flag bits in MJ SRAM. The read and write circuits part contains the write drivers, precharge circuits, sense amplifiers, and the GRBL drivers in the proposed SRAM. The others part contains the address decoders, word line drivers, flipflops for input, data bus, and timing control circuits. The area overhead in the proposed SRAM is 14.4% because two pMOS transistors are added to the conventional 8T MC. However, the read and write circuits are smaller than the conventional SRAM by 1% because of elimination of the precharge and bitline keeper circuits. 
Simulation and Measurement Results
Operating Frequency and Supply Voltage
As described above, there is no precharge period in the proposed SRAM, which can shorten a cycle time compared to other precharge-type SRAMs. This means higher performance in operating frequency. In addition, in the proposed SRAM, the readout speed is essentially improved by eliminating the bitline keeper, as described in Sect. 1. Further- more, we can set the number of bits on each LRBL to a half of the conventional SRAM using the shared WL structure. Despite the additional pMOS transistors that increase the amount of the LRBL capacitance, the proposed SRAM can operate faster than the conventional one. Figure 17 shows the frequency dependence on supply voltage in simulations. At a supply voltage of 1 V, the proposed non-precharge SRAM improves the operating frequency by 315 MHz (65% faster) compared with the conventional precharge SRAM. In other words, the proposed SRAM can run at a lower supply voltage when an operating frequency is same as others. In the conventional SRAM and MJ SRAM, the bitline keepers hinder low-voltage operation as mentioned in Sect. 1. In contrast, the proposed SRAM works at a lower voltage, which achieves much lower power since a dynamic power is proportional to the square of a supply voltage. At an operating frequency of 300 MHz, the proposed SRAM properly operates at 0.69 V while the MJ SRAM does not below 0.85 V.
Figure 17 also shows the frequency dependence on supply voltage in the measurement. The measured operating frequency is not greater than 120-MHz operation because of LSI tester limitations. According to the measured results, at an operating frequency of 120 MHz, the proposed SRAM operates properly at 0.77 V, whereas the conventional SRAM does not work below 0.85 V.
Power
In the proposed SRAM, the power overhead is obviated in a write operation because the 6T structure at the write port is identical to that of the conventional one. On the other hand, in a read operation, the additional pMOS transistor, P4 in Fig. 3 , increases the LRBL capacitance by 83%. However, the shared WL structure reduces the number of bits on each LRBL to a half of the conventional SRAM. Therefore, the speed overhead by the LRBL capacitance does not exist. Furthermore, note that the number of charge/discharge times is halved, compared to the conventional case. Thereby, the readout power is theoretically reduced in the proposed SRAM even if data are random. Figure 18 makes comparisons of the measured readout powers when we vary content stored in the SRAMs. For video memory, power reduction in a read operation is important since readout is performed more frequently than write-in. The supply voltages are set to 0.85 V and 0.77 V in a conventional SRAM and the proposed SRAM, respectively, based on Fig. 17 . In the conventional 64-kb SRAM, the readout power is measured as 0.764 mW on average of the 10 video sequences mentioned in Sect. 4.2, at the supply voltage of 0.85 V and the frequency of 120 MHz. Our proposed SRAM saves 85% of a total readout power at the lower supply voltage when it is utilizes as a reconstructed image buffer. Its power dissipation is 14.6% on average. Figure 19 shows a comparison of the readout power in the conventional SRAM and the proposed SRAM when the supply voltage is changed according to the operation frequencies. The proposed SRAM reduces the readout power by 65% compared with the conventional SRAM at the 120-MHz operation in the measurement if random data are considered. That savings factor increases to 79% compared to the conventional SRAM if the memory content is an H.264 original image. In a reconstructed image, we can maximize the power improvement, where we can save 85% of the readout power.
Conclusion
We have proposed a two-port non-precharge SRAM comprising 10 transistors. This SRAM is suitable for a real-time video image that has statistical similarity. By the simulation, the proposed SRAM can operate at a 65% higher frequency than the conventional 8T SRAM since it has no precharge period. The area overhead is 14.4% in a 90-nm process technology. The measurement demonstrated that the proposed SRAM saves 85% of a readout power, when it is used as an H.264 reconstructed-image memory. 
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